RTL Engineer Memory Subsystem
RTL Engineer Memory Subsystem at Velaura — Santa Clara, CA, US
- Company: Velaura
- Location: Santa Clara, CA, US
- Employment type: Full-time
- Salary: $150,000–$250,000 a year
- Posted: 2026-09-16
About this role
Role Overview
We are looking for a talented RTL Engineer to help build Velaura's next-generation Physical AI SoC, with a focus on the high-speed, low-power memory subsystem that feeds the chip.
In this role, you will work closely with architects, performance modelers, software engineers, verification engineers, physical design teams, and memory IP and PHY partners to transform innovative architectural concepts into production silicon. You will own significant portions of the memory subsystem design, contribute to microarchitectural decisions, and help deliver high-performance, power-efficient hardware that enables the next generation of intelligent physical systems.
Physical AI workloads are memory-bound: bandwidth, latency, and power in the memory path directly gate what the chip can do. If pushing modern memory technologies to their limits at high speed and low power is the kind of problem you want to own, this role is for you.
Apply with Beaverhand, the recruiting company that advocates for you and can negotiate your offer